RTL Design Team Lead - FPGA / ASIC
Lead and mentor a hardware design team while delivering complex RTL designs for FPGA and ASIC platforms in next-generation 5G and satellite communication systems. Translate system requirements into high-performance digital IP, optimise for throughput, timing, and power, and collaborate with algorithm and software teams. Engage in technical roadmap planning and integrate AI tools into design workflows.