Design Verification Engineer

MicroTech Consulting
Krakow, United Kingdom
Last month
Applications closed

Related Jobs

View all jobs
Spotlight

Lead Systems Engineer – Space

Lockheed Martin Newcastle, North East England, United Kingdom
£93,000 – £116,000 pa On-site Clearance Required
Spotlight

Lead AIT Engineer (Satellite Delivery)

Exobotics Ltd London, United Kingdom
£62,000 – £82,000 pa Hybrid

Verification & Validation Engineer

Rolls Royce Bristol, United Kingdom
Hybrid Clearance Required

Electrical/Avionic Design Engineer

Matchtech Frimley, Surrey, United Kingdom
On-site

Electrical/Avionics Design Engineer

Line Up Aviation Frimley, Surrey, United Kingdom
Hybrid

Mechanical Systems Installation Design Engineer

Morson Edge Filton, Gloucestershire, United Kingdom

Aerospace Senior Engineering Manager

ReeVR Talent Frimley Green, Surrey, GU16 6LD, United Kingdom
£80,000 – £100,000 pa Hybrid

Verification & Validation Engineer

Open Cosmos Ltd Didcot, OX11 0RL, United Kingdom
On-site
Job Type
Permanent
Work Pattern
Full-time
Work Location
On-site
Seniority
Senior
Education
Degree
Posted
23 Apr 2026 (Last month)

We have an exciting opportunity for a Design Verification Engineer in Krakow, Poland

Job Title: Design Verification Engineer
Location: Krakow, Poland (On-site)

I’m currently hiring for aDesign Verification Engineer role in Krakow, and I think it could be a strong match based on your background.

This is a company working at the heart of semiconductor innovation, helping teams design and integrate complexSoCs used across smartphones, EVs, smart devices, drones, satellites, and cloud datacentres, essentially the technology powering modern computing everywhere.

Why this role is exciting:
  • Work on advancedSoC assembly and register generation flows
  • Influence verification, tooling, and methodology in a highly technical EDA environment
  • Contribute to technologies used across automotive, consumer electronics, AI, and high-performance computing
What you’ll do:
  • Develop and executesimulation-based verification for a Register Bank compiler (Cadence, Synopsys, Siemens tools)
  • BuildPython-based validation flows (IP-XACT, C headers, documentation)
  • EnhanceCI pipelines, automation, and verification metrics
  • Collaborate with developers on testing strategies and participate in code reviews
What they’re looking for:
  • 7+ years RTL/DV experience
  • StrongSystemVerilog + UVM expertise
  • SolidPython scripting skills
  • Understanding ofVHDL/Verilog
  • Experience withIP-XACT / C-HAL / equivalence checking (nice to have)
  • Curious, autonomous, and quality-driven mindset
Why consider it:
  • Permanent role with acompetitive, negotiable salary
  • Strong technical ownership and impact on methodology
  • Collaborative, engineering-driven environment

Industry Insights

Discover insightful articles, industry insights, expert tips, and curated resources.