Design Verification Engineer

MicroTech Consulting
Krakow, United Kingdom
3 months ago
Applications closed

Related Jobs

View all jobs
Spotlight

Senior Research Fellow - Space Technology

Kingston University Roehampton Vale, London, United Kingdom
£50,160 pa On-site

Lead Electronics Verification Engineer

Jonathan Lee Recruitment Broomhill, City Of Bristol, Bristol (county), BS4 4SE, United Kingdom
Hybrid

Avionics Design Engineer & CVE's

Shorterm Group Camberley, Surrey, GU15 3SA, United Kingdom
£60,000 – £75,000 pa Hybrid

Verification & Validation Engineer

Rolls Royce Bristol, United Kingdom
Hybrid Clearance Required

Design Engineering Manager

Brellis Recruitment Cv346Nh, CV34 6NH, United Kingdom
£75,000 – £80,000 pa

Systems Engineering & Verification Engineer

Rolls Royce Bristol, United Kingdom
Hybrid Clearance Required

EASA Compliance Verification Engineer

Morson Edge Frimley, Surrey, United Kingdom
On-site
Job Type
Permanent
Work Pattern
Full-time
Work Location
On-site
Seniority
Senior
Education
Degree
Posted
23 Apr 2026 (3 months ago)

We have an exciting opportunity for a Design Verification Engineer in Krakow, Poland

Job Title: Design Verification Engineer
Location: Krakow, Poland (On-site)

I’m currently hiring for aDesign Verification Engineer role in Krakow, and I think it could be a strong match based on your background.

This is a company working at the heart of semiconductor innovation, helping teams design and integrate complexSoCs used across smartphones, EVs, smart devices, drones, satellites, and cloud datacentres, essentially the technology powering modern computing everywhere.

Why this role is exciting:
  • Work on advancedSoC assembly and register generation flows
  • Influence verification, tooling, and methodology in a highly technical EDA environment
  • Contribute to technologies used across automotive, consumer electronics, AI, and high-performance computing
What you’ll do:
  • Develop and executesimulation-based verification for a Register Bank compiler (Cadence, Synopsys, Siemens tools)
  • BuildPython-based validation flows (IP-XACT, C headers, documentation)
  • EnhanceCI pipelines, automation, and verification metrics
  • Collaborate with developers on testing strategies and participate in code reviews
What they’re looking for:
  • 7+ years RTL/DV experience
  • StrongSystemVerilog + UVM expertise
  • SolidPython scripting skills
  • Understanding ofVHDL/Verilog
  • Experience withIP-XACT / C-HAL / equivalence checking (nice to have)
  • Curious, autonomous, and quality-driven mindset
Why consider it:
  • Permanent role with acompetitive, negotiable salary
  • Strong technical ownership and impact on methodology
  • Collaborative, engineering-driven environment

Industry Insights

Discover insightful articles, industry insights, expert tips, and curated resources.