Senior DSP/FPGA Engineer I
CesiumAstro Milton Keynes
Designs and implements high-speed DSP algorithms for satellite and aerospace communication systems, including filters, equalisers, timing/carrier recovery loops and FFT engines. Builds floating- and fixed-point models in MATLAB or Python to verify VHDL hardware realisations, modelling channel impairments such as noise, Doppler and multipath.